Bootstrap

AMD

RTL Design Engineer

๐Ÿ“ŒAustin, United States ๐Ÿ‡บ๐Ÿ‡ธ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

hybrid

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the worldโ€™s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

RTL DESIGN ENGINEER

The Role

The Memory PHY team is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface IP. This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams develop leading edge and differentiating IPs.



The Person

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

Key Responsibilities

  • Microarchitectural design and RTL implementation of IP features.
  • PHY Digital Architecture development from pathfinding, coding, verification to physical implementation
  • Collaborate with Firmware team to develop firmware sequences and algorithms
  • Analyze RTL design for power optimization and timing optimization
  • Collaborate with Design Verification team to execute on design features Timing Synthesis & Drive Physical implementation
  • Participate in design specification and RTL code reviews.


Preferred Experience

  • Digital design engineering experience
  • Excellent knowledge of Verilog, System Verilog, C and a scripting language; experience with Python, Perl and TCL is a plus
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Knowledge of clocking architectures, synchronization, and CDC methodology
  • SERDES, DDR, Memory Controller, or MAC Design experience is preferred
  • Strong understanding of computer organization/architecture.
  • Mixed signal RTL experience is a plus
  • Exposure to leadership or mentorship is an asset


Academic Credentials

Bachelors or Masters degree in Computer Engineering/Electrical Engineering

LOCATION:

Austin, TX

#HYBRID

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMDโ€™s Employee Stock Purchase Plan. Youโ€™ll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicantsโ€™ needs under the respective laws throughout all stages of the recruitment and selection process.

Other similar jobs

Senior Engineer - RTL Design

@ Alphawave Semi, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

RTL Power/ Design Engineer

@ AMD, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

RTL Engineer- CPU Load/Store Unit

@ Tenstorrent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

RTL design, Staff Engineer in Hanoi/ HCMC / Danang

@ Synopsys Inc, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Sr. RTL Design Engineer, Hardware Compute Group

@ Amazon Lab126, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Silicon RTL Design Engineer

@ AMD, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

RTL Design Engineer, Core-IP

@ Google, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

RTL Design Engineer

@ Google, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Sr. RTL Design Engineer, Hardware Compute Group

@ Amazon Lab126, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

RTL design Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    Senior Engineer - RTL Design

    @ Alphawave Semi, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    RTL Power/ Design Engineer

    @ AMD, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    RTL Engineer- CPU Load/Store Unit

    @ Tenstorrent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    RTL design, Staff Engineer in Hanoi/ HCMC / Danang

    @ Synopsys Inc, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Sr. RTL Design Engineer, Hardware Compute Group

    @ Amazon Lab126, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Silicon RTL Design Engineer

    @ AMD, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    RTL Design Engineer, Core-IP

    @ Google, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    RTL Design Engineer

    @ Google, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Sr. RTL Design Engineer, Hardware Compute Group

    @ Amazon Lab126, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    RTL design Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—