R&D IC Design Engineer
📌San Jose, United States 🇺🇸
⏱︎ full-time
🧙♂️ senior
💰 141000
Job Description:
- This opening is for working on chips that enable Physical Layer Products for High Speed Optical Communication.
- architect block level design specifications from the marketing requirements and/or system requirements
- prepare detailed design document, timing constraint file
- RTL coding, Lint checks, CDC, Synthesis, Equivalency checking, STA, RTL/gate level simulations & silicon debug
- Scripting for various IC design tasks such as STA, equivalency checks, test bench, simulations, synthesis, etc.
- prepare block level resource requirements & development schedule
- generate verification & test plans for design validation
- Perform design tradeoff analysis – leakage, dynamic power, die size, schedule, resource, priority, etc.
-
silicon bring up and validation, ATE program bring up
- B.S degree in EE or computer Engineering. Minimum of 12 years of work experience with direct related technical skill
- M.S degree in EE or Computer Engineering with 10+ years of work experience, or Ph.D with 7+ years of work experience
- Good knowledge of ARM subsystem
- Good knowledge of high speed digital circuit design.
- Good knowledge of digital upsampling/downsampling
- Good knowledge of 10G/100G/200G/400G/800G Ethernet and OTN network.
- Good knowledge on FEC (Forward Error Correction) design.
- Good knowledge of digital signal processing and error correction code is a plus
- Strong analytical and problem solving skills as well as hands-on lab debugging experiences
- Good knowledge of RTL simulation and synthesis.
- In-depth knowledge for design for low power and design for test and design for manufacturing.
- Good Knowledge in languages relevant to the ASIC development process including Verilog, VHDL, Unix/Perl Scripting or Python, and C.
- Self-motivated, excellent communication skills and ability to excel in a team environment.
- Good organization skills, able to follow through & bring issue to closure
- Understand the entire IC development flow & procedure including silicon volume production qualification requirements & procedures
- Enthusiastic & enjoy IC development works
-
Be able to work with teams at remote locations with different time zone.
Compensation And Benefits
The annual base salary range for this position is $141,000 - $225,000
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Salary
💰 141000
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸