Bootstrap

IC Resources

Principal Digital ASIC Design Engineer

๐Ÿ“ŒLeuven, Belgium ๐Ÿ‡ง๐Ÿ‡ช

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

Senior Digital ASIC Design Engineer - Leuven

I am seeking a highly skilled Digital Design Engineer to join an innovative team developing next-generation RF transceivers for advanced wireless systems. This is an exciting opportunity to contribute to cutting-edge technology in the rapidly growing mobile market.

Responsibilities

  • Integrate legacy control and data path designs into new products.
  • Update and verify existing designs to meet new product requirements.
  • Design and verify ultra-high-speed DSP blocks for next-generation products.
  • Collaborate with System Engineers to understand specifications and optimise power trade-offs.
  • Work closely with the physical implementation team to enhance design and improve workflows.
  • Provide technical leadership and ensure project goals are achieved on time and to high standards.

Requirements

  • Masters in Electronic Engineering or a related field with proven experience in 2+ successful tapeouts
  • Strong proficiency in Verilog and SystemVerilog for design and verification.
  • Solid understanding of RTL coding, linting, and simulation concepts.
  • Knowledge of DFT, ATPG, OCC, and CDC issues.
  • Experience with UPF techniques for low-power design.
  • Experience with pipelined FIR DSP structures is advantageous.
  • Proficiency in scripting languages like Python and TCL.

For more information please contact Jordan Browne at IC Resources.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

Senior ASIC Design Engineer

@ IC Resources, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    Senior ASIC Design Engineer

    @ IC Resources, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—