Bootstrap

Nokia

Principal ASIC Design Engineer

๐Ÿ“ŒOttawa, Canada ๐Ÿ‡จ๐Ÿ‡ฆ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ principal

๐Ÿ’ฐ 133000

Pay Range (Annual)

$133,000.00 - $247,000.00

At Infinera, your base pay is one part of your total compensation package. Your actual base pay will depend on your skills, qualifications, experience, and location. This role may be eligible for equity grants, discretionary bonuses, or commission payments. The amount of these incentives is based on the terms of the Companyโ€™s incentive plans, the Companyโ€™s financial performance, and/or individual employee job performance.

Infinera also offers paid leave, health coverage, Registered Retirement Saving Program (RRSP), life and disability insurance to all eligible employees.

At Nokia, we envision a connected world with unlimited bandwidth for everyone โ€“ everywhere, always and instantly. We believe developing great technology requires amazing people with the drive and passion to change the world, one innovation at a time. If you are a highly motivated individual who embraces challenging and continuous learning opportunities, who finds satisfaction and purpose being responsible for making innovative contributions to the development of next-generation of DSP/FEC mixed-signal ASICs, and you want to help build industry-leading products for the optical networking market, we invite you to join our Ottawa ASIC design team.

Principal ASIC Design Engineer

Ottawa, Canada

Responsibilities

  • Work as part of a world class ASIC design team, building leading edge chips for the Coherent Optics market.
  • Subsystem development in large mixed signal optical coherent DSP ASICs
  • Work with system architect to define spec/micro-architecture and RTL development
  • Design size/timing/power optimization via micro-architecture/RTL/Synthesis
  • Layout support for quality final product and TTM

Requirements

  • B.Sc. in Elec/Computer Engineering is a must, higher degrees preferred
  • Minimum of 8+ years ASIC design experience
  • Solid design (micro-architecture/implementation) and debugging skills
  • Working knowledge of DSP/FEC and communication theories
  • Strong problem solving skills
  • Good verbal/written communication skills and team work
  • Good knowledge of ASIC design flow/tools, with backend knowledge being a great asset

Assets

  • Working knowledge of MatLab and other scripting languages
  • Knowledge of OTN, CAUI and other telecom protocols
  • Design Experience with ethernet standards 100G to 800G would be an asset:
    • 100GE โ€“ cl45,cl49, CL82,CL91,CL119
    • 200Ge ,400Ge โ€“ cl161, cl116
    • 800ge โ€“ 802.df/800ETA
    • PTP 1588 Standard
    • Ethernet frame types
    • Packet insertion/extraction
โ€œThis position requires direct or indirect access to certain confidential information, hardware, software, technology, or technical information (referred to here as โ€œExport-Controlled Informationโ€) controlled under the U.S. International Traffic in Arms Regulations (ITAR) and/or the U.S. Export Administration Regulations (EAR). All personnel in this position must be eligible to or be able to obtain authorization from the appropriate agency to access applicable Export-Controlled Information. The U.S. Department of Commerce currently requires a foreign person with a most recent citizenship or permanent residency of Sudan, Ukraine, or a country currently designated in Country Group D:1, E:1 or E:2 (Supplement No. 1 to Part 740, Title 15) to have an export control license to access our Export-Controlled Information, unless they meet certain exemptions provided under U.S. export control laws and regulations. The list of applicable countries in Country Group D:1, E:1 or E:2 may be updated by the U.S. government from time to time. The current processing time for an export control license is approximately 4 to 6 months.

Your employment or engagement with Infinera shall be contingent on verifying your eligibility or requirement for obtaining a necessary license and/or authorization from the appropriate agency. You will be required to provide certain information for export control compliance assessment purposes, and your information will be reviewed by Infinera's hiring and export control teams to ensure compliance with the U.S. export control laws and regulations. Infinera will collect necessary documents (such as proof of citizenship etc.) to assess license/authorization requirements if you are offered and accept the position.โ€

Infinera is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, sex, color, religion, sexual orientation, gender identity, national origin, disability status, protected veteran status, or any other characteristic protected by law. Infinera complies with all applicable state and local laws governing nondiscrimination in employment.

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ principal

  • Salary

    ๐Ÿ’ฐ 133000

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—