Bootstrap

TieTalent

Physical Design Engineer

๐Ÿ“ŒCalifornia, United States ๐Ÿ‡บ๐Ÿ‡ธ

โฑ๏ธŽ contract

๐Ÿง™โ€โ™‚๏ธ mid-level

๐Ÿ’ฐ 80

hybrid

About

Leadstack Inc. is an award-winning, one of the nation's fastest-growing, certified minority-owned (MBE) staffing services provider of contingent workforce. As a recognized industry leader in contingent workforce solutions and Certified as a Great Place to Work, we're proud to partner with some of the most admired Fortune 500 brands in the world.

Job Details

Job Title:

Physical Design Engineer (SoC)

Duration

06 Months

Location:

San Jose, CA 95134

Pay Range

$80 - $100/hour

Location: Hybrid, working onsite at our San Jose office 3 days per week, with the flexibility to work remotely the remainder of your time.

Description: Job Description

We are looking for a results-oriented Physical Design Engineer (Contractor) to join our design team. You will be working on the physical design of leading-edge designs supporting mobile applications. The role involves taking the design from synthesized gates to delivery of GDS for tapeout.

To ensure success as a physical design engineer, you should demonstrate extensive knowledge of place and route and tapeout sessions. Candidates must have 5+ years of recent experience with Synopsys physical design tools, ICC2, and strong place and route skills. Experience with Calibre DRC/LVS, Star-RC extraction, timing and functional ECO, low-power implementation, TCL scripting, and layout automation is required.

Requirements

5+ years of experience in a related field.

Bachelor's degree in Computer Engineering, Electrical Engineering, or a related field.

Strong technical knowledge and tapeout experience.

Ability to handle multiple blocks at 28nm, 14nm, and 8nm nodes.

Good debugging skills and the ability to develop workarounds for tool issues.

Inclusive, adaptable, curious, resilient, collaborative, innovative, and proactive in exploring new ideas.

To learn more about current opportunities at Leadstack, visit

our careers page . For questions, contact Ankit Anand at ankit.anand@leadstackinc.com.

#J-18808-Ljbffr

  • California, United States

Work experience

  • Embedded

Languages

  • English
Other similar jobs

CPU Physical Design Engineer - Multiple Roles

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

CPU Physical design engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Sr Staff GPU Physical Design Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Staff GPU Physical Design Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

CPU Physical Design Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

SoC Physical Design Engineer, PnR

@ Lensa, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Physical Design Engineer

@ TieTalent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Physical Design Engineer

@ TieTalent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

GPU Physical Design Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

GPU- Physical Design Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ contract

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Salary

    ๐Ÿ’ฐ 80

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    CPU Physical Design Engineer - Multiple Roles

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    CPU Physical design engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Sr Staff GPU Physical Design Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Staff GPU Physical Design Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    CPU Physical Design Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    SoC Physical Design Engineer, PnR

    @ Lensa, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Physical Design Engineer

    @ TieTalent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Physical Design Engineer

    @ TieTalent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    GPU Physical Design Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    GPU- Physical Design Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—