Bootstrap

TekWissen ยฎ

Memory PHY RTL design Engineer

๐Ÿ“ŒBoxborough, United States ๐Ÿ‡บ๐Ÿ‡ธ

โฑ๏ธŽ contract

๐Ÿง™โ€โ™‚๏ธ mid-level

hybrid

Overview

TekWissen is a global workforce management provider headquartered in Ann Arbor, Michigan that offers strategic talent solutions to our clients world-wide. This Client is an American multinational semiconductor company based in Santa Clara, California, that develops computer processors and related technologies for business and consumer markets. global company that specializes in manufacturing semiconductor devices used in computer processing. The company also produces flash memories, graphics processors, motherboard chip sets, and a variety of components used in consumer electronics goods.

Job Title: Memory PHY RTL design Engineer

Work Location: Boxborough, MA 01719

Duration: 12 Months

Work Type: Contract

Job Type: Hybrid

Job Description

  • The Memory PHY team is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface IP.
  • This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel.
  • Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams develop leading edge and differentiating IPs.

The Person

  • You have a passion for modern, complex processor architecture, digital design, and verification in general.
  • You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones.
  • You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

Key Responsibilities

  • RTL design for memory I/O
  • PHY Digital Architecture development from pathfinding, coding, verification to physical implementation
  • PHY link layer design, implementation & verification with Analog and System architect.
  • PHY Analog/Digital co-design
  • Digital design and RTL coding
  • Timing Synthesis & Drive Physical implementation
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build the unit tests
  • Debug design failures to determine the root cause; work with DV and firmware engineers to resolve design defects and correct any test issues

Preferred Experience

  • Digital design engineering experience
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++
  • Excellent knowledge of Verilog, System Verilog and a scripting language; experience with Python, Perl and TCL is a plus
  • Knowledge of clocking architectures, synchronization, and CDC methodology
  • SERDES, DDR, Memory Controller, or MAC Design experience is preferred
  • Strong understanding of computer organization/architecture.
  • Mixed signal RTL experience is a plus

Academic Credentials

  • Bachelors or Masters degree in computer engineering/Electrical Engineering

TekWissenยฎ Group is an equal opportunity employer supporting workforce diversity.
Other similar jobs

GPU SW Engineer

@ Huawei Technologies Research & Development (UK) Ltd, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Alternance - Ingรฉnieure/Ingรฉnieur "Edge Computing"

@ EDF, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

SOC Engineer

@ Hitachi Digital, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Embedded Cyber Security Engineer

@ AeroVironment, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Embedded Controls Engineer

@ Actalent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Embedded Systems Engineer

@ Allied OneSource, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Embedded RTOS Lead Engineer

@ Carrier, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Embedded RTOS Engineer

@ Carrier, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Embedded Engr I

@ Honeywell, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Technical Lead Engineer, Embedded Systems

@ Lam Research, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ contract

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    GPU SW Engineer

    @ Huawei Technologies Research & Development (UK) Ltd, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Alternance - Ingรฉnieure/Ingรฉnieur "Edge Computing"

    @ EDF, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    SOC Engineer

    @ Hitachi Digital, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Embedded Cyber Security Engineer

    @ AeroVironment, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Embedded Controls Engineer

    @ Actalent, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Embedded Systems Engineer

    @ Allied OneSource, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Embedded RTOS Lead Engineer

    @ Carrier, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Embedded RTOS Engineer

    @ Carrier, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Embedded Engr I

    @ Honeywell, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Technical Lead Engineer, Embedded Systems

    @ Lam Research, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—