What we’re looking for:
We are seeking a highly skilled Design Engineer to join our Silicon Engineering team. This role involves driving the design, implementation, and optimization of cutting-edge SoCs through advanced physical design methodologies. The ideal candidate will have deep expertise in synthesis, floorplanning, place-and-route, timing closure, power/performance optimization, and sign-off flows.
Skills you’ll need:
- Execute the end-to-end physical design flow for complex SoCs and IP blocks (from RTL handoff to GDSII).
- Define and drive floorplanning, clock-tree synthesis (CTS), placement, routing, and timing closure strategies.
- Own and optimize power, performance, and area (PPA) metrics for assigned designs.
- Manage design constraints, synthesis strategies, and sign-off criteria (timing, IR drop, EM, DRC/LVS).
- Collaborate with front-end RTL, DFT, verification, and packaging teams to ensure seamless integration.
- Drive EDA tool flow automation and methodology enhancements for improved efficiency and scalability.
- Mentor and guide junior engineers, fostering technical growth and design excellence.
-
Work closely with foundries and vendors on process technology bring-up, PDK updates, and tape-out readiness.
- Bachelor’s or Master’s degree in Electrical Engineering, VLSI, or related field.
- 4+ years of experience in ASIC physical design
- Hands-on expertise in EDA tools: Synopsys (ICC2, Fusion Compiler, PrimeTime),
- Cadence (Innovus, Tempus), or equivalent.
- Strong background in timing analysis, low-power methodologies, and ECO
- flows.
- Solid understanding of architecture-to-GDSII flows and sign-off requirements.
- Experience with chip-level integration and hierarchical design methodologies.
- Knowledge of low-power design techniques (UPF/CPF, power gating, DVFS).
- Familiarity with DFT, STA, and physical verification methodologies.
- Exposure to multi-clock, multi-voltage, and multi-domain designs
-
Excellent problem-solving and communication skills.
Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.
- Employee Stock Purchase Program (ESPP)
- Medical and dental insurance coverage including spouse and child(ren)
- Bi yearly health screening and flu vaccination
-
Office location is above Tai Seng MRT station
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Singapore 🇸🇬
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Singapore 🇸🇬
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Singapore 🇸🇬
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Singapore 🇸🇬
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬