GPU Formal Design Verification Engineer
📌San Jose, United States 🇺🇸
⏱︎ contract
🧙♂️ mid-level
Prodapt is a global technology company and the largest specialized player in the Connectedness industry. As an AI-first strategic partner, Prodapt provides consulting, business transformation, and managed services to top telecom and tech enterprises. Prodapt ASIC Services is a leading provider of SoC ASIC/FPGA and Embedded Software services . We offer turnkey solutions, Offshore Design Centers (ODCs), and staff augmentation across key areas like RTL Design, UVM Verification, Emulation, FPGA Validation, DFT, RTL-to-GDSII, Physical Design, Mask Layout, and Silicon Bring-up. Our embedded services include firmware, device drivers, RTOS porting, and board bring-up . A “Great Place To Work® Certified™” company, Prodapt employs over 6,000 technology and domain experts in 30+ countries. Prodapt is part of the 130-year-old business conglomerate
The Jhaver Group, which employs over 32,000 people across 80+ locations globally.
We're seeking a Formal DV Engineer to take ownership of developing and optimizing formal property verification environments for advanced GPU designs. This technically challenging role emphasizes the construction and debugging of formal verification setups for both new and legacy modules, enabling robust validation of control logic, datapath integrity, and functional properties across complex parallel and memory-heavy architectures.
Looking for candidates in San Jose, CA or Austin, TX
6 month contract
W2
Responsibilities
- Build and refine formal proof environments using SystemVerilog and SVA property development
- Apply sequential equivalence and property-based techniques for block-level and cross-domain feature checking
- Investigate and troubleshoot formal verification failures, updating assumptions, constraints, or collaborating with design teams for root cause resolution
- Integrate C and RTL models for detailed datapath checking, with a focus on convergence and coverage analysis
- Identify and address gaps in coverage by deploying techniques such as abstraction and design minimization
- Act as a liaison for formal methodology enhancements—propose, document, and implement improvements for greater verification efficiency
- Contribute to convergence reporting, complexity documentation, and the regular review of formal feature plans
- Coordinate with architects, designers, and software partners for clarification of design spec and resolution of multi-team issues
- Participate in project management activities via JIRA and Confluence as needed
-
Communicate results, technical findings, and progress clearly across engineering and leadership teams
- Proficient in SV/SVA property and testbench generation
- Deep familiarity with GPU, CPU, or parallel compute structures, including architectural concepts and functional blocks
- Prior use of formal tools (e.g., Jasper, VC Formal, Questa Formal) and scripting in Linux
- Experience with constraint-driven and random verification environments is beneficial
- Track record of clear communication and teamwork in multidisciplinary engineering organizations
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Engineer, Design Verification
@ Corinex, 📍United States 🇺🇸
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
-
Employment
⏱︎ contract
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Engineer, Design Verification
@ Corinex, 📍United States 🇺🇸
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸