GPU Design Verification Engineer
📌California, United States 🇺🇸
⏱︎ contract
🧙♂️ mid-level
💰 114000
on-site
Get AI-powered advice on this job and more exclusive features. Direct message the job poster from Canvendor IT & Engineering Recruiter at Canvendor | Hiring for Fulltime/Contract Consultants. Drop your Resume E: vishnus@canvendor.com
We do have a GPU Design Verification Engineer role in San Jose, CA or Austin, TX (Onsite). Please find the Job Description below and kindly respond back with your updated resume. Job Location : San Jose, CA or Austin, TX (Onsite) Duration : 12+ Months Job Description: Work with architects and designers to build verification environments and test plans Craft functional verification coverage strategy to ensure complete test suite implementation Develop assertions and checks to optimize isolation time and produce meaningful failing signatures Analyze failing tests to root cause along, working with RTL and reference modeling teams Provide input on Architectural and Micro-Architectural specifications for testability and accuracy Examine code coverage results, identifying exclusions and improving stimulus Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics Skills and Qualifications: BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role Proficient in System Verilog/UVM/OVM, and OOP/C++ Deep understanding of constrained randomization and the development of efficient test suites Experience with code coverage and functional coverage-driven verification methodology.
-
Experience in creating, running and debugging of System Verilog/UVM constraint-random testbench. Working knowledge of scripting languages such as Python or Perl Understanding of micro-architecture, logic design, FSMs, arithmetic Datapath pipelines Preferred qualifications: MS CE/EE with 5+ years of industry experience in verification Good verbal and written communication skills Experience of GPU or CPU is a plus Seniority level
Employment type Contract Job function
Industries Semiconductor Manufacturing Referrals increase your chances of interviewing at Canvendor by 2x Sign in to set job alerts for “Design Verification Engineer” roles.
Design Verification Engineer (University Grad)
Sunnyvale, CA $114,000.00-$133,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Sunnyvale, CA $142,000.00-$203,000.00 4 days ago Sunnyvale, CA $212,000.00-$291,000.00 1 week ago Sunnyvale, CA $142,000.00-$203,000.00 1 week ago Sunnyvale, CA $173,000.00-$249,000.00 1 week ago San Jose, CA $133,300.00-$186,800.00 3 days ago Sunnyvale, CA $212,000.00-$291,000.00 1 week ago San Jose, CA $159,840.00-$239,760.00 1 week ago Sunnyvale, CA $142,000.00-$203,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago San Jose, CA $133,300.00-$186,800.00 2 weeks ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Nice-to-have skills
- C++
- Python
- Perl
-
California, United States
-
Embedded
- English
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Engineer, Design Verification
@ Corinex, 📍United States 🇺🇸
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
-
Employment
⏱︎ contract
-
Experience
🧙♂️ mid-level
-
Salary
💰 114000
-
Working model
on-site
-
Skills
-
Industry
-
Find similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Design Verification Engineer, ASIC
@ Waymo, 📍United States 🇺🇸
Engineer, Design Verification
@ Corinex, 📍United States 🇺🇸
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍United States 🇺🇸