EDA Methodology Engineer – ASIC Formality
📌Bengaluru, India 🇮🇳
⏱︎ full-time
🧙♂️ mid-level
We are looking for a passionate and experienced EDA Methodology Engineer to join our ASIC design team, focusing on formal equivalence checking using Synopsys Formality. In this role, you’ll work closely with design teams and EDA vendors to develop and implement robust verification flows that ensure functional correctness across design stages.
Your Role And Responsibilities
- Develop and maintain formal equivalence checking flows using Synopsys Formality.
- Collaborate with cross-functional teams to align verification methodology with design goals.
- Implement and support Formality ECO flows for incremental synthesis.
- Drive methodology improvements for SoC design verification.
-
Coordinate with internal stakeholders and external vendors to deliver high-quality solutions.
Master's Degree
Required Technical And Professional Expertise
- Bachelor’s or Master’s degree in Computer Science, Electronics Engineering, or VLSI Design.
- 5–8 years of hands-on experience with Synopsys Formality or similar tools (e.g., Cadence Conformal LEC, JasperGold).
- Strong understanding of RTL design languages: VHDL, Verilog, SystemVerilog.
- Expertise in Tcl and Python scripting.
- Deep knowledge of logic synthesis and gate-level netlist verification.
- Experience in setting up and running equivalence checks between RTL and synthesized netlists.
- Proven ability to troubleshoot and resolve complex verification issues.
-
Strong communication and collaboration skills.
- Experience with Formality ECO flows.
- Familiarity with formal verification methodologies in large-scale SoC projects.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳