Bootstrap

Marvell Technology

Digital IC Design, Senior to Senior Staff Engineer

๐Ÿ“ŒHo Chi Minh City, Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

About Marvell

Marvellโ€™s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell Vietnam is one of Marvell Research and Development (R&D) centers. We are seeking talented engineers to join our ASIC Development team and work with the most advanced technologies in IC design.

What You Can Expect

  • Work with IP/SoC architecture to study design feasibility and ensure it meets PPA requirements.
  • Create Micro-Architecture Specification (MAS), perform RTL coding based on MAS using best RTL coding practices, and integrate the RTL into the IP/SoC.
  • Perform RTL code reviews and apply tools to formally check and fix RTL against various design rules.
  • Collaborate with the verification team to define verification strategy, develop test plans, debug and fix failures, and analyze coverage.
  • Cooperate with Synthesis, DFT, STA, and PnR teams to resolve issues related to the assigned IP.
  • Support Emulation, FPGA prototyping, functional ATE, and silicon validation teams.

What We're Looking For

  • Degree in Computer Science, Electrical Engineering, or related fields, with 6+ years of relevant professional experience. Fresh candidates with a GPA of 8.0+ are welcome. PhD candidates with limited work experience are encouraged to apply.
  • Familiarity with digital IC design methodologies, understanding of all stages of ASIC design flow, and experience with EDA tools.
  • Hands-on experience in behavioral and RTL coding; Verilog/SystemVerilog preferred.
  • Proficient in documentation and communication in English.
  • Experience with UVM verification methodology is a plus.
  • Experience with PCIe, DDR, SRAM, NVMe, DMA, Security, or RISC-V IP is a strong plus.
  • Experience with USB, SAS, SATA IP, ARM-based SoCs, Emulation, or FPGA is a plus.

Additional Compensation And Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. Weโ€™re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what itโ€™s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Vietnam ๐Ÿ‡ป๐Ÿ‡ณ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—