Bootstrap

u-blox

Digital IC Design Engineer

๐Ÿ“ŒThalwil, Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

hybrid

Digital IC Design Engineer

To support the development of our next-generation SoCโ€™s in positioning applications, U-Blox is looking for talented digital design engineers with experience and interest in ASIC design and verification.

To work in u-blox IC team you need to be committed, curious, creative, innovative, enthusiastic about new technologies, striving for excellence and willing to work in multicultural and multi-site context. You will be working in a growing international team where you focus on SoC design, verification and validation.

We encourage you to apply if this role excites you โ€“ even if you think you may not meet all the requirements. We are always looking for outstanding individuals and great potentials.


Primary Tasks

  • Architect, specify, design and verify IP blocks, subsystems and SoC level solutions
  • Gradually develop a deep understanding of the GNSS application and chipset platforms
  • Design the digital signal processing hardware for GNSS platforms whilst working in close co-operation with the software team
  • Develop, run, debug and maintain dedicated firmware-based tests for our GNSS platforms to validate and verify the functionality and to track/measure KPI (power, mips, โ€ฆ)
  • Interact with verification, design and system teams located across Europe


Profile

  • PhD/MS or BS in electrical, electronic, or computing engineering.
  • Authorized to work in country (Valid work permit, EU citizen)
  • 2-4 years of industrial experience. Relevant academic experiences are also welcomed.
  • Experienced in ASIC design and verification (from RTL/Verilog to gates). A solid background in digital signal processing is a bonus.
  • Hands-on experience in debug and problem investigation using simulation. Experience using silicon and FPGA platforms is a bonus.
  • Soft skills:
  • Rigorous, Autonomous, Self-motivated, Proactive, and well organized
  • Objective driven and team-oriented mindset
  • Good oral and written communication (English language)


What are your perks?

  • A multicultural and international company with over 50 different nationalities
  • Working with colleagues distributed across the globe
  • A start-up and innovation mindset while in the process of scaling-up processes and efficiencies
  • Hybrid working model & flexible working hours
  • A strong learning environment
  • โ€ฆ and discover even more by talking with us!


Learn more about u-blox and its mission by watching this video !


We see diversity as a strength and promote a culture of inclusion among our employees. Our varied backgrounds, ideas and experiences are critical to our success. We strive to become a strong learning organization and are committed to provide our employees with equal opportunities regardless of differences such as gender, race, ethnicity, generations, belief.

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Switzerland ๐Ÿ‡จ๐Ÿ‡ญ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—