Bootstrap

Keysight Technologies

Digital ASIC Design Engineer

๐Ÿ“ŒLeuven, Belgium ๐Ÿ‡ง๐Ÿ‡ช

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

Overview

Keysight is on the forefront of technology innovation, delivering breakthroughs and trusted insights in electronic design, simulation, prototyping, test, manufacturing, and optimization. Our ~15,000 employees create world-class solutions in communications, 5G, automotive, energy, quantum, aerospace, defense, and semiconductor markets for customers in over 100 countries. Learn more about what we do.

Our powerful, award-winning culture embraces a bold vision of where technology can take us and a passion for tackling challenging problems with industry-first solutions. Diversity, equity & inclusion are integral parts of our culture and drivers of innovation at Keysight. We believe that when people feel a sense of belonging, they can be more creative, innovative, and thrive at all points in their careers.

About The Team

Join Keysight Technologiesโ€™ European Digital ASIC Design Center, based in Leuven, Belgiumโ€”a hub of excellence within a global R&D organization that powers innovation across Keysightโ€™s portfolio. We specialize in developing cutting-edge ASICs and Digital Signal Processing (DSP) technologies that form the foundation of industry-leading test and measurement solutions. Our collaborative, high-performance team thrives on solving complex engineering challenges and delivering impactful solutions that shape the future of electronic measurement.

About The Role

We are seeking a motivated Digital ASIC Design Engineer to join our multidisciplinary ASIC development team. In this role, you will be involved in the end-to-end design process of state-of-the-art digital, DSP, and mixed-signal ASICs. You will contribute to key product developments that demand precision, innovation, and performance. Under the guidance of experienced technical leads, you will engage in a broad range of tasks from research and design to verification and synthesis using industry-leading EDA tools. This is an opportunity to grow your skills in a dynamic, supportive environment where technical excellence is highly valued.

Responsibilities

  • Research, design, and verify digital, DSP, and mixed-signal ASICs aligned with product functionality, quality, and delivery timelines.
  • Develop RTL code, verify logic, document designs, and carry out synthesis to timing closure using modern EDA toolchains.
  • Collaborate across cross-functional teams to ensure integration and validation of ASIC components in broader systems.
  • Maintain design quality through rigorous simulation, testing, and adherence to best practices in ASIC development.

Qualifications

Required Qualifications

We Are Especially Interested In Candidates Who Bring Experience In One Or More Of The Following Areas. However, These Are Not Mandatory

  • RTL hardware design using VHDL or Verilog.
  • Familiarity with the ASIC or FPGA development flow, including:
    • RTL simulation tools (e.g., Mentor Graphics, Cadence).
    • Logic synthesis and timing closure (e.g., Synopsys, Cadence).
  • Experience with scripting and programming languages such as:
    • Python, SystemC, or Perl.
  • Comfortable working in Linux-based development environments.
  • Familiarity with Git or other version control systems.
  • Proficiency in English is highly required, while an Elementary Level of Dutch is desirable
Willing to Train / Growth Opportunities

Requirements

We recognize that not every strong candidate will check every box. We encourage applicants who meet the minimum requirements and are enthusiastic about developing in any of the following areas:

  • ASIC and DSP Design methodologies.
  • Digital signal processing (DSP) algorithms and modeling.
  • RTL simulation and synthesis tools.
  • Scripting languages or automation flows with modern programming tools.
  • Working within large-scale version-controlled hardware repositories.
  • Cross-functional collaboration in diverse, global engineering teams.

We provide onboarding, mentoring, and technical training to support your growth in these areas.

Careers Privacy Statement

***Keysight is an Equal Opportunity Employer.***
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Belgium ๐Ÿ‡ง๐Ÿ‡ช

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—