Digital ASIC Design Engineer
📌Cracow Metropolitan Area, Poland 🇵🇱
⏱︎
🧙♂️ junior
A Global leader in electronic design automation is looking for a Digital ASIC Design Engineer to join the team in Poland. This role would best suit a junior Engineer looking to kick start their career in Digital Design and learn from incredibly skilled engineers.
You will be develop cutting-edge skills building or a long term career in Digital Design
Requirements
- Bachelors or Masters in Electronic Engineering or a related field
- Proficiency in RTL design (Verilog/SystemVerilog)
- Experience in semiconductor IP design or FPGA design is a plus
- Fluent in English
-
All applicants must be eligible to work in Poland
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Poland 🇵🇱
Senior ASIC Timing Engineer
@ NVIDIA, 📍Poland 🇵🇱
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Poland 🇵🇱
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Poland 🇵🇱
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Poland 🇵🇱
Senior ASIC Design Engineer
@ IC Resources, 📍Poland 🇵🇱
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱
-
Employment
⏱︎
-
Experience
🧙♂️ junior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Poland 🇵🇱
Senior ASIC Timing Engineer
@ NVIDIA, 📍Poland 🇵🇱
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Poland 🇵🇱
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Poland 🇵🇱
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Poland 🇵🇱
Senior ASIC Design Engineer
@ IC Resources, 📍Poland 🇵🇱
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Poland 🇵🇱