Bootstrap

IC Resources

Digital ASIC Design Engineer

๐Ÿ“ŒBristol, United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

๐Ÿ’ฐ 75000

hybrid

Senior Digital Design Engineer

Bristol โ€“ 3 days onsite

ยฃ75,000 - ยฃ95,000 DOE

An exciting opportunity has arisen for a Senior Digital Design engineer to make the next step in their career and join an industry leading company designing ASICs for customers ranging from start-ups to blue chip companies, in industries including automotive, medical, space and mobile technology companies.

To be considered you must have around 10 yearsโ€™ experience in industry working on ASIC developments and IP design, with at least one successful project as Technical Lead. Part of the role includes Take full-flow ownership of all stages of the digital specification to RTL design flow, for complex ASIC blocks.

Key skills

  • 10 yearsโ€™ experience working in IC Development with a deep understanding of all aspects of ASIC front-end design, from specification to RTL, and with a basic understanding of RTL to tape out flow.
  • RTL Design - VHDL or Verilog
  • Functional verification โ€“ ideally a good knowledge of System Verilog and the use of techniques such as assertions and coverage driven verification.
  • SoC knowledge โ€“ including the selection and integration of 3rd party IPs
  • Experience in SoC interconnect protocols (AXI3, AXI4, AXI4-Lite, ACE, AXI5, AXI5)
  • ASIC implementation skills (synthesis, DFT, timing closure)
  • Experience to lead one complex IP design and/or full ASIC design, from specification to full RTL.

To be considered for this role you must have full UK working rights and be able to work onsite 3 days per week in Bristol.

On offer alongside a base salary (ยฃ75,000-ยฃ95,000) will be share options and a bonus scheme.

For more information, please contact Rachel Mason at IC Resources.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

Senior ASIC Design Engineer

@ IC Resources, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Salary

    ๐Ÿ’ฐ 75000

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    Senior ASIC Design Engineer

    @ IC Resources, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United Kingdom ๐Ÿ‡ฌ๐Ÿ‡ง

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—