Bootstrap

NVIDIA

Custom SOC ASIC Engineer - New College Grad 2026

๐Ÿ“ŒShanghai, China ๐Ÿ‡จ๐Ÿ‡ณ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ entry-level

Custom silicon keeps on arising these years. Unlike off-the-shelf silicon produced for general purposes, custom silicon is designed specifically for a particular application or customer. These custom chips are tailored to meet unique performance, power, and feature requirements, allowing for deeper customization of elements like I/O capabilities, memory interfaces, and workload-specific accelerators. NVIDIA custom SOC design team aims to create the best solutions for customers based on NVIDIA Industry-leading technologies. We are looking to grow our team with the smartest people in the world, join us if you want to learn about the worldโ€™s leading custom SOC solutions.

What Youโ€™ll Be Doing

  • Functional and IO IP development
  • Different IPs integration and release for custom silicon
  • Build SOC or sub-system, signoff function/performance and QoR
  • Methodology improvement for high-efficiency custom silicon development

What We Need To See

  • Master candidate in EE/CS or related field
  • Basic C/C++ knowledge is a must
  • Scripting knowledge (Perl/Python/Shell)
  • Basic digital circuit/verilog knowledge is a must
  • Basic verification knowledge is a must

Ways To Stand Out From The Crowd

  • Quick learner, willing to take challenges in a new field
  • Fluent English and good communication skills
  • Familiar with VCS, system Verilog and UVM
  • Background with ASIC design flow, like synthesis
  • Familiar with AMBA protocols such as AXI, ACE, CHI, ATB, etc.

JR2004313

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ entry-level

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—