- Study CPU uArch and cook solid Verification Plan.
- Base on DV Plan define and develop UVM, Constraint-Random, C-Based or Formal Verification Environment.
- Coaching Junior DV Member to effectively achieve DV Milestone.
- DV Methodology/Tool Evaluation and Deployment to enhance DV quality and efficiency.
-
DV Task Planning and Coordinating Junior Members.
- 5+ Years CPU design verification experience or 6+ Years ARM/RISC-V based SoC/Subsys Verification Experience.
- OOP and UVM/Constraint Random Methodology Knowledge is required
-
Familiar with CPU or AMBA SoC Arch. (AMBA Protocol, Interconnect, Cache, MMU, TrustZone etc...)
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍Taiwan 🇹🇼
Design Verification Engineer, ASIC
@ Waymo, 📍Taiwan 🇹🇼
Design Verification Engineer, ASIC
@ Waymo, 📍Taiwan 🇹🇼
Engineer, Design Verification
@ Corinex, 📍Taiwan 🇹🇼
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍Taiwan 🇹🇼
Design Verification Engineer, ASIC
@ Waymo, 📍Taiwan 🇹🇼
Design Verification Engineer, ASIC
@ Waymo, 📍Taiwan 🇹🇼
Engineer, Design Verification
@ Corinex, 📍Taiwan 🇹🇼
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Taiwan 🇹🇼