- Work with ASIC designer to define validation methodology and develop test plans for DDR controllers including DDR PHY and related logics.
- Develop and maintain DDR (DDR5/4, LPDDR5/4) interface training firmware. Develop system DDR validation tests based on SSD SoC and modules.
- SoC DDR interface bring up, characterization & validation test plan execution, data collection and result analysis.
- Work with cross teams to analyze DDR related issues reported by customers, rootcause the issues and improve validation test coverage.
- Work with validation team to complete the DDR AVL testing including Digital SI test and Electrical Compliance Test.
-
Lab automation test tool development
- Master or Bachelor’s degree in CS/CE/EE or related engineering discipline.
- Good understanding of protocol and training theory of DDR5/4 and LPDDR5/4.
- Knowledge of embedded systems, ex: ARM/Risc-V CPU,
- Strong programming experience of C, Python and scripts.
- Knowledge of SSD technology, flash technology or storage interface protocols (SATA, SAS, PCIe/NVMe) is a plus
- Familiar with Windows, Linux and Git.
- Experience with lab tools such as oscilloscopes and logic/bus analyzers is a plus
- Oral and written communication skills in both English and Chinese.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳