Bootstrap

Cisco

ASIC Technical Design Lead Engineer

๐Ÿ“ŒYerevan, Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

Please note this posting is to advertise potential job opportunities. This exact role may not be open today, but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.

Meet the Team

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.

You will be in the Silicon One development organization as a senior DFT verification lead in Armenia. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification.

Your Impact

  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
  • Work closely with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • Work with the team on DFT challenge identification, cross-functional solution brainstorming and implementation plan development, and lead junior engineers to deliver expected implementations on schedule.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Minimum Qualifications

  • Bachelor's or Masterโ€™s Degree in Electrical or Computer Engineering required with at least 10 years of experience.
  • Prior experience in test planning based on complex design specification.
  • Prior experience in testbench development using System Verilog.
  • Debugging experience using DVE/Verdi.
  • Scripting skills: Tcl, Python/Perl.

Preferred Qualifications

  • UVM and advanced System Verilog knowledge.
  • Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan.

# WeAreCisco

#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.

Our passion is connectionโ€”we celebrate our employeesโ€™ diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.

We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteerโ€”80 hours each yearโ€”allows us to give back to causes we are passionate about, and nearly 86% do!

Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!
Other similar jobs

GPU SW Engineer

@ Huawei Technologies Research & Development (UK) Ltd, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Alternance - Ingรฉnieure/Ingรฉnieur "Edge Computing"

@ EDF, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

SOC Engineer

@ Hitachi Digital, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Embedded Cyber Security Engineer

@ AeroVironment, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Embedded Controls Engineer

@ Actalent, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Embedded Systems Engineer

@ Allied OneSource, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Embedded RTOS Lead Engineer

@ Carrier, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Embedded RTOS Engineer

@ Carrier, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Embedded Engr I

@ Honeywell, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Technical Lead Engineer, Embedded Systems

@ Lam Research, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    GPU SW Engineer

    @ Huawei Technologies Research & Development (UK) Ltd, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Alternance - Ingรฉnieure/Ingรฉnieur "Edge Computing"

    @ EDF, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    SOC Engineer

    @ Hitachi Digital, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Embedded Cyber Security Engineer

    @ AeroVironment, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Embedded Controls Engineer

    @ Actalent, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Embedded Systems Engineer

    @ Allied OneSource, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Embedded RTOS Lead Engineer

    @ Carrier, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Embedded RTOS Engineer

    @ Carrier, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Embedded Engr I

    @ Honeywell, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

    Technical Lead Engineer, Embedded Systems

    @ Lam Research, ๐Ÿ“Armenia ๐Ÿ‡ฆ๐Ÿ‡ฒ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—