-
The candidate would work closely with a team of designers, architects, and verification engineers to design and implement various display technologies.
- Develop well designed and qualified display features
- Lead micro-architecture and design efforts based on high level architectural requirements
- Able to build complex systems to meet various design requirements including (but not limited to) functionality, performance, power, area, scalability and testability.
- Timely develop functional and implementation specifications, as well as test plans
- Develop and execute implementation and validation plans of the feature. Proactively driving and resolving any issues that may arise during the development stage
- Resolve pre-layout and post-layout timing and functional eco issues
-
Mentor junior engineers to complete their tasks.
- Minimum 7 years of ASIC design work experience
- Have in depth knowledge of entire design process from design specification, defining architecture, micro-architecture, RTL design and functional verification, synthesis, timing and formal verification
- Proficiency of Verilog or System Verilog
- Experience with multi-clock domain designs
- Experience in IP development
- Knowledge in video/display standards a plus.
- Strong in both written and verbal communication
- Strong analytical thinking and problem-solving skills
-
Good teamwork and interpersonal skills
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Canada 🇨🇦
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Canada 🇨🇦
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Canada 🇨🇦
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Canada 🇨🇦
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦