ASIC/SoC Design Verification Engineer SG
📌Singapore, Singapore 🇸🇬
⏱︎ full-time
🧙♂️ senior
💰 80000
- Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification
- Build and maintain infrastructure/environment for automation verification of SoC architecture, function and performance
- Develop reusable testbench, constrained-random/directed testcases, and verification associated behavioral module for both of block levels and system levels
- Develop regression strategy, methodology and tools(scripts). Define and measure the function coverage. Close verification holes for design releases and tape-out
- Work with design engineers to debug and identify root causes of simulation failure
- Support test engineers for post-silicon validation
-
Mentor and coach team members and junior engineers. Drive verification efficiency
- MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree
- In depth knowledge of UVM/OVM, Semiformal Verification, assertion-based verification as well as hardware and software co-verification methodology
- Extensive experience of building verification infrastructure, test planning, coverage closure, testbench and testcases development for function/performance verification
- Proficient experience with Verilog, System Verilog, Python/Perl/TCL/Shell scripting, C/C++, System C and industry mainstream ISAs assembly coding
- Familiarity with MIPI, AMBA (APB/AHB/AXI) bus protocol, RISC-V/ARM or DSP core
- Experience in verifying designs at both of RTL level and post-P&R gate level
-
Ability to work in a startup environment, and to work both independently and as a team player with the ability to provide technical leadership to other members of the engineering team
- Working knowledge of AI/ML Computing, GPU, ISP architectures and accelerators
- Experience in verifying mix-signal design and interface of digital and analog
-
Experience of design verification for highspeed IO such as PCIE and DDR
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Singapore 🇸🇬
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Singapore 🇸🇬
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Salary
💰 80000
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
Senior ASIC Timing Engineer
@ NVIDIA, 📍Singapore 🇸🇬
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Singapore 🇸🇬
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Singapore 🇸🇬
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Singapore 🇸🇬