Bootstrap

Cadence

ASIC/SOC Design Lead Product Engineer

๐Ÿ“ŒCary, NC, United States ๐Ÿ‡บ๐Ÿ‡ธ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

High Speed Serdes IP Lead Product Engineer


Position Description:


This is a unique opportunity to join the rapidly growing team in the design IP Group at Cadence Design Systems. We are looking for a Lead Product Engineer who will be a key contributor to our advanced high speed SerDes IP products.


This is a hands-on customer facing technical position


Main Job Tasks and Responsibilities:

  • Engage with IP customers to review high speed Serdes IP integration guidelines, provide integration training and recommendations to customer
  • Help customers resolve IP integration issues including floorplan, functional and DFT simulations, timing closure, physical design verification, signal & power integrity with package/board, etc.
  • Conduct design integration reviews on customersโ€™ major SoC design milestones through tape-out
  • Provide critical feedback to R&D team on design collateral defects, IP functional or performance issues, and feature improvement. Help on future specifications for advanced high-speed Serdes IP products
  • Generate technical specifications, datasheets, and application notes of Serdes IP product


Position Requirements:

  • M.S. Electrical/Computer Engineering (or similar degree)
  • 4+ years of high performance ASIC/SOC design and integration experience
  • Familiar with SOC full chip integration design flows and issues, especially with integrating Serdes or other mixed-signal PHY IPs
  • Strong ability to analyze and resolve IP integration issues related to RTL, verification simulation, physical design, CAD tools and design flows
  • Knowledge and experience with SOC design tools such as Digital and Analog simulations, static timing analysis, physical verification, etc.
  • Knowledge and experience with advanced process technology nodes (7nm and below)
  • Knowledge of high-speed Serdes and serial link architecture, design and performance matrix highly preferred
  • Proficient in automation scripting tools like Perl or others
  • Knowledge with package/board signal integrity and power integrity for high speed Serdes links a plus
  • Hands on post-silicon experience with high speed Serdes bring-up, debug, and system level testing a plus
  • Excellent written and verbal communication skills



Weโ€™re doing work that matters. Help us solve what others canโ€™t.


We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process, we encourage you to make your needs known.

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—