Bootstrap

TieTalent

ASIC RTL Design Engineer

๐Ÿ“ŒCalifornia, United States ๐Ÿ‡บ๐Ÿ‡ธ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

๐Ÿ’ฐ 119000

About

  • If you are a first time user, please create your candidate login account before applying for a job. (Click Sign In > Create Account)
  • If you already have a Candidate Account, please Sign-In before applying. Job Description:

We are seeking an experienced RTL Designer for our team. The engineer will be responsible for the design & development of digital circuits, including defining the architecture. Requirements: Bachelor's Degree in Electrical Engineering, Computer Engineering or Computer Science with 8+ years of experience in SOC architecture and design, or Masterโ€™s Degree in the same fields with 6+ years of relevant experience. Verification experience is a plus. Experience in micro-architecture and RTL development. Work on architecture definitions involving clocks, resets, interconnects, IO interfaces. Experience with ARM-based SoC. Knowledge of Lint, CDC, SDC, and verification strategies at the SoC level. Experience in chip-to-chip communication protocols, especially in MCM cases, is highly desirable. Ability to solve architecture problems from micro-architecture to system level. Strong skills in Verilog and SystemVerilog. Proficiency in Tcl, Perl, and Python scripting. Good understanding of ASIC design flow. Strong interpersonal skills and team-oriented attitude. Additional Job Details: Compensation and Benefits: The annual base salary range is $119,000 - $190,000. This role is eligible for a discretionary annual bonus and equity awards, in accordance with company policies. Broadcom offers a comprehensive benefits package including medical, dental, vision, 401(K) with company match, Employee Stock Purchase Plan (ESPP), Employee Assistance Program (EAP), paid holidays, sick leave, and vacation. The company adheres to all applicable laws regarding paid family leave and other leaves of absence. Broadcom is an equal opportunity employer. We consider all qualified applicants regardless of race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability, medical condition, pregnancy, veteran status, or any other protected characteristic. We also consider applicants with arrest and conviction records, consistent with legal requirements. If outside the USA, please provide a home address for future correspondence. Thank you for your interest in Broadcom! We are a global leader in semiconductor and infrastructure software solutions.

#J-18808-Ljbffr

Nice-to-have skills

  • Verilog
  • SystemVerilog
  • TCL
  • Perl
  • Python
  • California, United States

Work experience

  • Embedded
  • Hardware
  • Electronics Engineering

Languages

  • English
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Salary

    ๐Ÿ’ฐ 119000

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—