Bootstrap

Google

ASIC RTL Design Engineer

๐Ÿ“ŒBanqiao District, Taiwan ๐Ÿ‡น๐Ÿ‡ผ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

on-site

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 3 years of experience with Register-Transfer Level (RTL) coding using Verilog/SystemVerilog.
  • Experience with industry-standard EDA tools for simulation, synthesis, and power analysis.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture, or a related field.
  • 5 years of experience in Application-specific integrated circuit (ASIC) design.
  • Experience working on interconnects and network subsystems.

About The Job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As a Design Engineer, you will play an important role in designing ASIC/SoC hardware for Artificial

2025-05-08T13:07:23.745Z 87527565492658886 Supplier Development Engineer, Flex (English, Chinese) Google welcomes people with disabilities.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Mechanical Engineering, Industrial Engineering, or equivalent practical experience.
  • 5 years of experience in Flexible Printed Circuit (FPC) ,Flexible printed circuit board assembly (FPCA) Design or Manufacturing, with Electrical Engineering to achieve design.
  • Experience in FPC/FPCA/Assembly process, with collaborating vendors to standardize process flow, process parameters, and tooling designs.
  • Ability to communicate in English and Chinese fluently to support cross-functional stakeholder management in this region.
  • Ability to travel up to 50% of the time as required.

Preferred qualifications:

  • Experience with Statistics tools for Data analysis (e.g., distribution histogram/pareto chart, process control chart, Design of Experiment (DOE), Correlation Analysis, etc.).
  • Experience with Flexible Printed Circuit/Flexible Printed Circuit Assembly (FPC/FPCA) related quality standard with the ability to set-up cosmetic criteria.
  • Knowledge of Process Failure Mode Effects Analysis (PFMEA) and quality control plan, with the ability to collaborate with vendors.

About The Job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.

Responsibilities

  • Drive cross-functional activities in the supply chain for technical operational readiness in New Product Introduction (NPI) phases leading into Mass Production.
  • Collaborate with Suppliers and Engineering teams in assessing process technologies. Propose and develop manufacturing Blueprint including process flow, equipment/fixture designs, implementation schedules and validation plans for Engineering builds and Mass Production.
  • Drive project technical and operational issues with material, process, fixtures, equipment etc. during NPI phase to enable delivery of the product and manufacturing process into Mass Production. Support improvement efforts in the supply chain.
  • Lead suppliers by providing technical direction to establish and validate process capability during NPI phase for delivering quality products in Mass Production.
  • Utilize Design of Experiments (DOE), Failure Modes and Effects Analysis (FMEA) and other Industry standard tools to identify and address risks and optimize process parameters.


Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form. https://careers.google.com/jobs/results/87527565492658886-supplier-development-engineer/ FULL_TIME Google en-US HARDWARE_ENGINEERING onsite NoNo New Taipei Banqiao District New Taipei City, Taiwan

Google welcomes people with disabilities. Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Mechanical Engineering, Industrial Engineering, or equivalent practical experience.
  • 5 years of experience in Flexible Printed Circuit (FPC) ,Flexible printed circuit board assembly (FPCA) Design or Manufacturing, with Electrical Engineering to achieve design.
  • Experience in FPC/FPCA/Assembly process, with collaborating vendors to standardize process flow, process parameters, and tooling designs.
  • Ability to communicate in English and Chinese fluently to support cross-functional stakeholder management in this region.
  • Ability to travel up to 50% of the time as required.

Preferred qualifications:

  • Experience with Statistics tools for Data analysis (e.g., distribution histogram/pareto chart, process control chart, Design of Experiment (DOE), Correlation Analysis, etc.).
  • Experience with Flexible Printed Circuit/Flexible Printed Circuit Assembly (FPC/FPCA) related quality standard with the ability to set-up cosmetic criteria.
  • Knowledge of Process Failure Mode Effects Analysis (PFMEA) and quality control plan, with the ability to collaborate with vendors.

About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.

Responsibilities

  • Drive cross-functional activities in the supply chain for technical operational readiness in New Product Introduction (NPI) phases leading into Mass Production.
  • Collaborate with Suppliers and Engineering teams in assessing process technologies. Propose and develop manufacturing Blueprint including process flow, equipment/fixture designs, implementation schedules and validation plans for Engineering builds and Mass Production.
  • Drive project technical and operational issues with material, process, fixtures, equipment etc. during NPI phase to enable delivery of the product and manufacturing process into Mass Production. Support improvement efforts in the supply chain.
  • Lead suppliers by providing technical direction to establish and validate process capability during NPI phase for delivering quality products in Mass Production.
  • Utilize Design of Experiments (DOE), Failure Modes and Effects Analysis (FMEA) and other Industry standard tools to identify and address risks and optimize process parameters.


Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Working model

    on-site

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—