ASIC/FPGA Project Engineer III
📌California, United States 🇺🇸
⏱︎ full-time
🧙♂️ mid-level
hybrid
Location: Although this position does support some teleworking ; the selected candidate will need to be located near our Lockheed Martin Space facility in: Sunnyvale CA, King of Prussia PA, Denver CO or Highlands Ranch CO, and be expected to work in the office as needed and as appropriate.
About Lockheed Martin Space
Space is a critical domain, connecting our technologies, our security, and our humanity. While others view space as a destination, we see it as a realm of possibilities, where we can do more — we can innovate, invest, inspire, and integrate our capabilities to transform the future.
What does this role look like?
The Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated Project Engineer who excels in project planning and tracking as well as data collection, infrastructure and analysis.
Key Activities You Will Accomplish In This Role
- Assist our Technical Leads in the development and review of comprehensive project plans, delivering results within +/- 10% of schedule and budget while meeting agreed-upon quality metrics, and adapting Agile and Waterfall methodologies as needed to ensure successful outcomes.
- Be responsible for proactively monitoring team member workloads, tracking progress against assigned tasks and labor capacity
- Prepare project metrics for analysis by Technical Leads and Management.
- Drive advanced features of project planning and tracking tools, such as MS Project and Jira.
- Assist with proposal creation, leveraging data from past projects.
- Set up development and project tracking infrastructure for the development team to ensure consistency and completeness.
- Evolve department data collection and analysis from multiple tools into unified database.
- Assist with administrative tasks, such as contractor onboarding, status collection, operations reviews, etc as outlined by Management.
-
Communicate well with ASIC/FPGA engineers, Technical Leads and Managers, understanding the vernacular and lifecycle of semiconductor development.
- The ideal candidate will have experience or be familiar with front-end ASIC or FPGA (circuitware) processes, tools, development lifecycle and risks.
- 5+ years professional experience; 3+ years with Masters degree.
-
While no clearance is needed to start in this position, you will need to obtain and maintain a DoD Secret clearance, thus US Citizenship is required.
Learn More About Lockheed Martin’s Comprehensive Benefits Package.
At Space we value your skills, training, and education. We believe that by applying the highest standards of business ethics and visionary thinking, everything is within our reach – and yours as a Lockheed Martin Space employee… join us to experience your future!
Let’s do Space!
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Working model
hybrid
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸