Bootstrap

Meta

ASIC Engineer - Infra Silicon Enablement

๐Ÿ“ŒBengaluru, India ๐Ÿ‡ฎ๐Ÿ‡ณ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

Meta is hiring ASIC Engineers within the Infrastructure organization. We are looking for individuals with experience in the FW Development/Pre/Post-Silicon Validation to build and scale silicon for data center applications.As an ASIC Engineer in the Infra Silicon Enablement team, you will be part of a dynamic team working with the best in the industry, focused on developing and supporting innovative ASIC solutions for Metaโ€™s data center applications.

ASIC Engineer - Infra Silicon Enablement Responsibilities:

  • Work across all aspects of silicon lifecycle to deliver reliable and performant silicon solutions. From early architecture and design inputs, pre-silicon test readiness/validation, post-silicon bring-up, validation, characterization and deployment in fleet
  • Create/develop validation plan, validation FW/SW, tests and automation tool sets targeted at silicon validation and productization. Inclusive of, but not limited to silicon diagnostics, performance analysis, debug tools, bare metal and full stack systems, from early labs to data center deployments
  • Understand production system use cases to improve silicon validation
  • Provide feedback into next generation architecture and design with insights from the production fleet
  • Root-cause, resolve and remediate issues with silicon across the product lifecycle
  • Lead end-to-end silicon validation effort, driving strategy, planning, execution, and post-silicon enablement to ensure successful product delivery

Minimum Qualifications:

  • 6+ years of experience with FW Development, ASIC development cycles, Pre/Post Silicon Validation
  • 6+ years of experience with troubleshooting, debug and analytics for Silicon products
  • Experience in Python, C/C++ and/or similar languages (data structures, algorithms, and OOP)
  • Experience working with internal and external partners for ASIC and/or systems development
  • Experience in ASIC Design or Development, Emulation and Post Silicon validation

Preferred Qualifications:

  • Experience working with Emulation/FPGA platforms for test content development, debug and enablement on post silicon
  • Experience with some of the following modules/domains: PCIe, Networking, Ethernet, Flash, Memory, CPU, GPU, DRAM (LP/DDR4/5 and/or HBM)
  • Experience with Application, Host Driver development etc is plus
  • Understanding of embedded systems, including common bus protocols such as I2C, SPI, USB, and/or PCIe
  • Experience with Linux systems and server systems management
  • Experience with RDMA Gen Driver, DPDK, Application, Host Driver development is a plus

About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible todayโ€”beyond the constraints of screens, the limits of distance, and even the rules of physics.

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—