ASIC Engineer, Design | Ingénieur ASIC, conception
📌Toronto, Canada 🇨🇦
⏱︎ full-time
🧙♂️ senior
💰 148000
ASIC Engineer, Design | Ingénieur ASIC, conception Responsibilities:
- Architecture exploration | Exploration architecturale
- Micro-architecture development | Développement de micro-architecture
- Soft and hard IP identification, selection and integration. Collaboration with verification and emulation teams in test plan development and debug | Identification, sélection et intégration d’IP souple et dur. Collaboration avec les équipes de vérification et d’émulation dans le développement et le débogage du plan de test
-
Collaboration with implementation team to close the design on timing and power | Collaboration avec l’équipe de mise en œuvre pour finaliser la conception en termes de timing et de puissance
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience | Baccalauréat en informatique, en ingénierie informatique ou dans un domaine technique pertinent, ou expérience pratique équivalente
- 8+ years of experience in micro-architecture and RTL development for complex control and data path IPs OR Experience in SoC Micro-architecture, Design and Integration | Plus de 8 ans d’expérience en microarchitecture et développement RTL pour les IP de contrôle et de chemin de données complexes OU expérience en microarchitecture, conception et intégration SoC
-
RTL development using Verilog, System Verilog and HLS | Développement RTL avec Verilog, System Verilog et HLS
- Experience in CPU, NOC, Memory and Peripheral Subsystems | Expérience en CPU, NOC, mémoire et sous-systèmes périphériques
- Experience with Synthesis, Timing Closure and Formal Verification Methodology | Expérience en matière de synthèse, de clôture temporelle et de méthodologie de vérification formelle
- Master’s or PhD degree in Electrical Engineering, Computer Science or related areas | Maîtrise ou doctorat en génie électrique, en informatique ou dans des domaines connexes
-
Experience in data path development | Expérience dans le développement de chemins de données
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
CA$148,000/year to CA$198,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Canada 🇨🇦
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Canada 🇨🇦
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Salary
💰 148000
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Canada 🇨🇦
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Canada 🇨🇦
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦