We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are a highly skilled and experienced ASIC Digital Design Engineer passionate about working on the latest processes for STA and physical implementation flows on cutting-edge technology nodes. You thrive in dynamic environments and excel in collaborating with functional teams to optimize and develop IO validation vehicles, Mixed Signal IPs, 3DIO PHYs and UCIe-3D PHY. You have a strong focus on Timing Closure and are adept at defining signoff criteria. Your background includes extensive experience with ASIC design flow, hierarchical physical design strategies, and a deep understanding of sub-micron technology issues. You possess a strong knowledge of timing analysis, constraints management, and various verification strategies, including Primepower-based power analysis. Your scripting skills are excellent, and you are innovative, self-motivated, and able to work both independently and as part of a team. Your communication skills, both verbal and written, are outstanding, and you have a desire to understand RTL/Timing signoff criteria.
What You’ll Be Doing:
- Working on new processes for physical implementation flows and cutting-edge technology nodes.
- Collaborating with functional teams to optimize and develop Qualificaition vehicles and 3D PHYs.
- Defining signoff criteria with a strong focus on Timing Closure.
- Maturing the physical implementation guide used for customers and internal hardening teams.
- Participating in next-generation physical design methodology and flow development.
- Performing physical design implementation, including synthesis, floor planning, PG Grid design, PnR, CTS, STA, and power/signal integrity signoff.
-
Evaluating PPA targets (Area/Speed/Power) and collaborating with the design team to improve design and constraints.
- Ensuring the optimization and successful implementation of cutting-edge technology nodes.
- Contributing to the development of high-performance silicon chips and software content.
- Enhancing the efficiency and performance of Synopsys’ IPs through rigorous timing closure and signoff criteria.
- Improving customer satisfaction by maturing physical implementation guides.
-
Supporting the achievement of Synopsys' operational goals through innovative design solutions.
- Extensive experience with ASIC design flow and hierarchical physical design strategies.
- Strong background in timing analysis, constraints management, and frontend synthesis.
- Experience with physical-aware synthesis, formality, and various verification strategies.
- Knowledge of Primepower-based power analysis and clock gating for power reduction.
- Fair knowledge of FC design planning methodologies, floor planning, and PG Grid creation using Synopsys Tools.
-
Strong physical implementation flow debugging skills and scripting abilities.
Innovative, self-motivated, and able to work independently or as a team player. Excellent verbal and written communication skills. Strong analytical and problem-solving abilities. Passionate about continuous learning and staying updated with the latest technological advancements in ASIC digital design.
The Team You’ll Be A Part Of:
You will join a highly skilled and collaborative team focused on developing and optimizing physical design flows for cutting-edge technology nodes. The team is dedicated to innovation, continuous improvement, and delivering high-performance solutions that meet the evolving needs of our customers.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳