ASIC Digital Design, Staff Engineer - 10655
📌Nepean, Canada 🇨🇦
⏱︎ full-time
🧙♂️ mid-level
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are a highly motivated and innovative digital design engineer with a strong background in ASIC development, modeling, and digital signal processing. You possess a deep theoretical and practical understanding of high-speed serializer and data recovery circuits, making you a valuable asset to any team. Your experience in relevant ASIC digital design, coupled with your scripting expertise in languages like Shell, Perl, and Python, sets you apart. You have a good grasp of digital signal processing and components in high-speed SerDes PHY, such as CDR, ADC, and FracN PLL. Your proficiency in block-level and system-level modeling using Matlab, Simulink, Verilog, or System Verilog is impressive. With a BSEE or MSEE and over 3 years of digital design and verification experience, you excel in organizing and communicating effectively across different design groups and customers. Your knowledge of high-speed digital & mixed-signal ASIC design and experience in analog design further solidifies your expertise. You are eager to gain industry-leading knowledge and make an impact on next-generation flagship product architecture, quality, and customer engagement.
What You’ll Be Doing:
- Developing and verifying ASIC RTL designs at both chip and block levels.
- Creating and optimizing high-speed serializer and data recovery circuits.
- Performing functional and performance tests on test-chips.
- Collaborating closely with cross-functional teams of digital and mixed signal engineers.
- Utilizing scripting languages like Shell, Perl, and Python for automation and efficiency.
-
Modeling and simulating designs using Matlab, Simulink, Verilog, or System Verilog.
- Contributing to the development of high-end mixed-signal designs for PAM4- and NRZ-based SerDes PHY products.
- Enhancing the performance and reliability of next-generation silicon chips.
- Driving innovation in digital design and verification processes.
- Improving customer engagement and satisfaction through high-quality deliverables.
- Shaping the future of technology with cutting-edge designs and solutions.
-
Collaborating with industry veterans to push the boundaries of digital and mixed-signal engineering.
- Relevant ASIC digital design experience in the industry.
- Strong scripting expertise in Shell, Perl, Python, etc.
- Good understanding of digital signal processing.
- Theoretical and practical knowledge of high-speed SerDes PHY components like CDR, ADC, FracN PLL.
-
Experience with block-level and system-level modeling using Matlab, Simulink, Verilog, or System Verilog.
- An excellent communicator who can interact effectively with different design groups and customers.
- A well-organized professional who manages tasks efficiently.
- A team player who collaborates well with cross-functional domains.
- An innovative thinker who drives continuous improvement and innovation.
-
A seasoned professional with a creative approach to problem-solving.
You will be part of a dynamic team of digital and mixed signal engineers responsible for delivering high-end mixed-signal designs. This team is dedicated to pushing the boundaries of technology and innovation, working on PAM4- and NRZ-based SerDes PHY products from specification development to functional and performance testing.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Canada 🇨🇦
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Canada 🇨🇦
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
Senior ASIC Timing Engineer
@ NVIDIA, 📍Canada 🇨🇦
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Canada 🇨🇦
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Canada 🇨🇦
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Canada 🇨🇦