Synopsys is committed to fostering an environment that treats people with respect, honesty and professionalism. We’re also committed to partnering with the communities in which we work. Every year, Synopsys reaches out to local communities with resources and employee leadership to support education, science programs and a variety of other activities.
Come and be part of a collaborative team environment that innovates and develops the latest IP solutions that enable the way the world designs. Join US!
Senior ASIC Design Engineer
You would be working as part of a highly experienced mixed-signal design team, targeting the next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer and data recovery circuits is an asset. The position offers an excellent opportunity to work with an experienced team of digital and mixed signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on the test-chips.
Qualifications
Must have hands-on experience in RTL design(Verilog or System Verilog)
Must have hands-on experience with multiple clock domain design
Have experience with CDC/RDC/LINT tools
Have experience in defining synthesis constraints and STA
Good understanding of digital signal processing
Good organization and communication skills for interacting between different design groups and customer support teams
Knowledge of the following will be considered as an important asset:
High-speed digital & mixed-signal design
Experience in analog design
DFT design methodologies
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳