Bootstrap

Cisco

ASIC Design Engineer

๐Ÿ“ŒCairo, Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

hybrid

Meet the Team

Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks. Ciscoโ€™s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and cafรฉ, social interest groups, and philanthropy), with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide. At Cisco we connect everything: people, processes, data, and things. We innovate everywhere, taking ambitious risks to shape the technologies that give us smart cities, connected cars, and handheld hospitals; and we do it in style with unique personalities who aren't afraid to change the way the world works, lives, plays and learns. We are leaders with vision, tech geeks, pop culture aficionados, and we even have a few purple haired rock stars. We celebrate the creativity and diversity that fuels our innovation. We are dreamers and we are doers. We Are Cisco.

What you will do/ your impact :

  • Author design specifications and participate in micro-architecture specification reviews.
  • Implement Verilog RTL to meet timing and performance requirements
  • Help define, evolve, and support our design methodology.
  • Develop and analyze functional coverage.
  • Collaborate with verification team to address design bugs and close code coverage.
  • Work closely with physical design team to close timing and place-and-route issues.
  • Triage, debug, and root cause simulation, software bring-up, and customer failures.
  • Perform diagnostic and post silicon validation tests in the lab.

Minimum Qualifications:

  • Bachelorโ€™s or Masterโ€™s degree in Electrical or Computer engineering.
  • Significant experience in ASIC Design (3+ years of experience)
  • Excellent Verilog/System Verilog programming skills.

Preferred Qualifications:

  • Strong interactive and waveform debug skills.
  • Good written and verbal communication skills.
  • Collaborative and team-focused with the commitment to learn and grow.
  • Scripting experience (Python, Perl, TCL, shell programming) highly desirable.

#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.

Our passion is connectionโ€”we celebrate our employeesโ€™ diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many career where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.

We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteerโ€”80 hours each yearโ€”allows us to give back to causes we are passionate about, and nearly 86% do!

Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—