Bootstrap
← Go Back

NVIDIA

ASIC Design Engineer - New College Grad 2025

📌Westford, United States 🇺🇸

Apply Now ↗

⏱︎ full-time

🧙‍♂️ entry-level

💰 96000

Our work at NVIDIA is dedicated towards a computing model focused on visual and AI computing. For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics, with our invention of the GPU. The GPU has also shown to be spectacularly effective at solving some of the most complex problems in computer science. Today, NVIDIA’s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots and self-driving cars that can perceive and understand the world. We are looking to grow our company and teams with the smartest people in the world and there has never been a more exciting time to join our team!

As a member of the NVLink ASIC Design team, located in Westford, MA, you will work with a worldwide team of architects and engineers dedicated to raising the bar for high speed chip to chip communication. We are a fast-paced, energetic team dedicated to meeting the customer requirements emerging from the datacenter marketplace.

What You’ll Be Doing

  • Engaging in and support the design and development of NVIDIA’s next generation NVLink protocol.
  • Participating in microarchitecture development and document specifications.
  • Implementing in RTL and debug working with the verification team to ensure that the design is functional and performant.
  • Applying logic design skills to optimize and meet performance and power goals.
  • Delivering a synthesis/timing clean design while working with the physical design team to ensure a routable and physically implementable design.
  • Supporting hardware engineering activities including chip floor plan, power/clock distribution, timing closure, power and noise analysis, and back-end verification.
  • Developing flows and tools as necessary in support of design activities.

What We Need To See

  • Bachelors Degree in EE, CS or CE (or equivalent experience)
  • Strong working knowledge of Verilog or System Verilog
  • Project and/or design experience with high speed (>1GHz) design.
  • Project and/or design experience with low power design methodologies.
  • Strong collaboration and communication skills

Ways To Stand Out From The Crowd

  • Internships and/or project experience with Verilog/system verilog.
  • Background with low power design methodologies
  • Experience with high speed design methodologies

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the highest performance & lowest power silicon possible? If so, we want to hear from you. Come join our design team and help build the real-time, cost-effective computing platform driving our success in this exciting and quickly growing field.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 96,000 USD - 161,000 USD for Level 1, and 108,000 USD - 184,000 USD for Level 2.

You will also be eligible for equity and benefits .

Applications for this job will be accepted at least until August 14, 2025.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

JR2001682

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, 📍United States 🇺🇸

Senior ASIC Timing Engineer

@ NVIDIA, 📍United States 🇺🇸

CPU Physical Design Principal Engineer

@ Qualcomm, 📍United States 🇺🇸

ASIC Analog Design Engineer - REF79515L

@ Continental, 📍United States 🇺🇸

Staff Engineer, Digital IC Design

@ Marvell Technology, 📍United States 🇺🇸

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, 📍United States 🇺🇸

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, 📍United States 🇺🇸

ASIC RTL Engineer, Annapurna Labs

@ Amazon, 📍United States 🇺🇸

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, 📍United States 🇺🇸

ASIC RTL Engineer, Annapurna Labs

@ Amazon, 📍United States 🇺🇸

  • Employment

    ⏱︎ full-time

  • Experience

    🧙‍♂️ entry-level

  • Salary

    💰 96000

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, 📍United States 🇺🇸

    Senior ASIC Timing Engineer

    @ NVIDIA, 📍United States 🇺🇸

    CPU Physical Design Principal Engineer

    @ Qualcomm, 📍United States 🇺🇸

    ASIC Analog Design Engineer - REF79515L

    @ Continental, 📍United States 🇺🇸

    Staff Engineer, Digital IC Design

    @ Marvell Technology, 📍United States 🇺🇸

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, 📍United States 🇺🇸

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, 📍United States 🇺🇸

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, 📍United States 🇺🇸

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, 📍United States 🇺🇸

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, 📍United States 🇺🇸

Apply now ↗
Remote Work
Post time
Level
Employment
Industry
Apply Now ↗