ASIC Design Engineer - Implementation
📌Sunnyvale, United States 🇺🇸
⏱︎ full-time
🧙♂️ senior
Join our Client team and help build next-generation System-on-Chip (SoC) and IP solutions for data center applications. We are looking for experienced ASIC Implementation Engineers with strong front-end expertise spanning RTL to netlist, including RTL linting, CDC analysis, synthesis, timing constraint development, and formal verification.
Key Responsibilities- Perform logic and physical synthesis using advanced optimization techniques to generate gate-level netlists optimized for timing, area, and power.
- Identify and resolve timing, area, and congestion issues in collaboration with RTL and physical design teams.
- Conduct power estimation at RTL and gate level, and drive power reduction initiatives.
- Execute formal verification checks between RTL and gate-level netlists; debug issues such as aborts, inconclusive results, and logic equivalency failures.
- Run RTL lint and manage waivers in coordination with design teams.
- Perform RTL-level DFT (Design for Test) analysis and enhance stuck-at fault coverage.
- Develop and maintain timing constraints for RTL synthesis and PrimeTime STA across block and SoC top levels, including inter-block timing analysis and IO budgeting.
- Create automation scripts and contribute to methodology development for front-end tools (Lint, CDC, RDC, Synthesis, STA, Power).
- Support design, DV, and emulation teams with handoff and integration tasks; provide timing and congestion feedback to physical design teams.
- 10+ years of experience in ASIC front-end synthesis and SoC integration.
- Deep knowledge of RTL synthesis and optimization for power, performance, and area (PPA).
- Strong understanding of ASIC front-end and back-end flows and tools.
- Proficient in RTL design using SystemVerilog or similar HDL.
- Proven track record of managing multiple design releases and resolving cross-functional PPA issues.
- Excellent communication and collaboration skills with internal teams and EDA vendors.
- Bachelor’s degree in Computer Science, Electrical/Computer Engineering, or equivalent practical experience.
- Experience in SoC integration and front-end implementation for large-scale designs.
- Familiarity with physical design concepts including floorplanning, CTS, and routing.
- Strong understanding of timing and physical libraries, including SRAM memories.
- Hands-on experience with timing signoff methodologies (AOCV, POCV).
- Knowledge of low-power design techniques and analysis.
- Proficiency in scripting (Python, Tcl) and automation for EDA tool flows.
- Experience with tools such as Synopsys Design Compiler, PrimeTime, Formality, and Spyglass.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸