Bootstrap

NVIDIA

ASIC Design Engineer - Hardware

๐Ÿ“ŒAustin, United States ๐Ÿ‡บ๐Ÿ‡ธ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

๐Ÿ’ฐ 108000

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. Itโ€™s a unique legacy of innovation thatโ€™s fueled by great technologyโ€”and amazing people. Today, weโ€™re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing whatโ€™s never been done before takes vision, innovation, and the worldโ€™s best talent. As an NVIDIAN, youโ€™ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on improving methodologies and delivering system-level IP to measure performance across multiple projects.

What You'll Be Doing

  • Be an integral part of the team defining, developing, and delivering system-level methodologies and RTL to measure performance on the industry's leading GPUs and SOCs
  • Define, develop, and automate flows and methodologies to efficiently build, deliver, and support a system-level IP
  • Deliver IP and support projects by applying the performance monitoring system
  • Run and debug RTL checks to ensure design quality (e.g., cross clock domains (CDC), clocks, reset, latency, and more)
  • Design and implement RTL features (microarchitecture and RTL)
  • Work with architects, designers, and software engineers to accomplish your tasks

What We Need To See

  • MS (or equivalent experience) in Electrical or Computer Engineering with 2 to 8 years of RTL Design experience, or BS with 4 to 10 years of RTL Design experience.
  • Strong coding skills in Perl/Python or other industry-standard scripting languages
  • Experience in RTL design (Verilog), verification (SystemVerilog), System-On-Chip design/implementation flow, and design automation
  • Good understanding of SOC architecture, including CDC, multiple-power domains, performance analysis, latency, and data flow.
  • Excellent debugging and analytical skills
  • Exposure to design and verification tools (dc_shell or equivalent synthesis tools, VCS or equivalent simulation tools, debug tools like Debussy, GDB)
  • Great communication and collaboration skills to interact within the team and with cross-functional teams

NVIDIA is widely considered to be the leader of AI computing, and one of the technology worldโ€™s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.

The base salary range is 108,000 USD - 212,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and benefits . NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

JR1993847

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Senior ASIC Design Engineer

@ IC Resources, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Salary

    ๐Ÿ’ฐ 108000

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Senior ASIC Design Engineer

    @ IC Resources, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—