ASIC DESIGN FOR TEST ENGINEER - Acacia
📌California, United States 🇺🇸
⏱︎ full-time
🧙♂️ senior
hybrid
Application Deadline
The application window is expected to close on 4/30/25. Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received. Meet the Team
Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G, and 1T bit speed fiber optic transmission market deployed in data centers, metro, long-haul, and ultra-long haul telecommunication networks. This role is within our ASIC team, specifically as part of the Design for Test group. Your Impact
As a member of Acacia's ASIC team, you will set up and implement MBIST, REPAIR, Boundary Scan, EDT, OCC, and SCAN at chip and/or block level. You will also set up pattern generation flow for Scan/ATPG & MBIST/Repair/Fuse. You will work with seasoned DFT engineers to implement and verify Design For Test. You will interact with RTL/PD/STA/ATE teams, collaborating for successful tape-out. Minimum Qualifications
Typically: Bachelors + 7 years of related experience, or Masters + 4 years, or PhD + 1 year in ASIC DFT flows and implementation. Prior experience implementing scan control logic in RTL. Experience with hierarchical ATPG, core wrapping techniques, ATPG, and post-silicon DVT. Experience with Synopsys/Mentor DFT tools. Preferred Qualifications
Experience with scan compression and scan partitioning. Experience with MemoryBIST, eFuse, Repair, and yield improvement techniques. Experience with JTAG Boundary Scan insertion (AC/DC). Experience with clocking architecture during various ATPG modes such as: In-test and In-test. TCL scripting experience to automate DFT flows. #WeAreCisco
#WeAreCisco is a community where every individual brings unique skills and perspectives to power an inclusive future. We celebrate diverse backgrounds and focus on unlocking potential. Our culture supports hybrid work, learning, and development at every stage. We foster communities through our employee resource groups, dedicated volunteer time, and initiatives aimed at inclusion and belonging. Our purpose, driven by our people, makes us the leader in technology that powers the internet. We help customers reimagine applications, secure enterprises, transform infrastructure, and meet sustainability goals. Join us and be your authentic self!
#J-18808-Ljbffr
-
California, United States
- Embedded
-
Hardware
- English
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Working model
hybrid
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸